Way selecting cache architecture for low power consumption;
采用路选择技术实现的低功耗高速缓存设计
Solution to the Optimization of Data Consistency in Embedded System with CACHE;
嵌入式系统高速缓存一致性优化解决方案
Design and performance analysis of non-inclusive cache on CMP;
CMP体系结构上非包含高速缓存的设计及性能分析
The Performance Analyse of Cache Memory;
本文分析了高速缓存的结构和工作原理 ,阐述了高速缓存的工作过程以及对处理器性能的影响。
First of all,a high speed buffer was deployed in the local server to cache the changing data.
该方法通过在本地服务器上部署高速缓存器来暂存服务器的变化数据,并在稍后通过备份线路将缓存的数据发送到远程服务器进行备份。
CacheDesignate the size of the cache
高速缓存指定高速缓存的大小
Number of cache objects in the cache
该高速缓存中高速缓存对象的数目
Currently in memory cache
当前在内存高速缓存中
Clear Memory Cache
清除内存高速缓存(Y)
Disk Cache Folder
磁盘高速缓存文件夹
IP cache server
IP高速缓存服务机
Currently in disk cache
当前在磁盘高速缓存中
two-way set-associative write-through cache
两路组联统写高速缓存
operand cache control
操作数超高速缓存控制
URL not found in cache
在高速缓存中找不到 URL
pipeline burst cache
流水线猝发高速缓存
Number of compressed buffers in the cache. This is included in the cache buffer total.
高速缓存中的压缩缓冲区。它是高速存储缓冲区的一部分。
Rate of cache filter hits. Queries were answered by filtering an existing cache entry.
高速缓存筛选命中的速率。 通过筛选现有的高速缓存项回答了查询。
Rate of cache direct hits. Queries were answered from an existing cache entry.
高速缓存直接命中的速率。从现有的高速缓存项回答了查询。
Bytes of cache memory in use by the server for burst buffers
服务器用于快速缓冲区的高速缓存字节数
Rate of queries answered from cache directly.
直接从高速缓存应答的查询的速率。
nonstore through cache
通过高速缓存的间接存储
The Design of Cache and MMU Macro Cell;
片上高速缓存及内存管理宏单元设计
CopyRight © 2020-2024 优校网[www.youxiaow.com]版权所有 All Rights Reserved. ICP备案号:浙ICP备2024058711号