Design with Mid-scale Integrate Circuit to Improve the Combined Logical Circuit in Engineering;
工程实践中中规模组合逻辑电路设计的改进