Design and Implementation of the Asynchronous Sub-Word Parallel MAC Unit
异步子字并行乘累加单元的设计与实现
To judge the capability of DSP, one of the important indexes is magnitude of operating of MAC in the unit time.
衡量DSP(数字信号处理器)芯片性能的一个重要指标是单位时间内能够完成乘累加操作的数量。
MAC plays a very important role in DSP algorithms.
乘累加器在DSP算法中有着举足轻重的地位。
Design of a LU Decomposition Accelerator Based on High-Precision Multiplying and Accumulating
基于高精度乘累加的LU分解加速器的设计
FPGA Design of Multiply-accumulate Module in Image Compression Algorithm Based on BP Neural Network
BP神经网络图像压缩算法乘累加单元的FPGA设计
Design and Implementation of the Asynchronous Sub-Word Parallel MAC Unit
异步子字并行乘累加单元的设计与实现
High Performance MAC Design in MCU;
在微控制器(MCU)中的高效乘法累加器的设计
Hopf bifurcaion of a multiplier-accelerator model with progressive income tax and parameter interval of limit cycle existence;
累进所得税的乘数-加速模型的Hopf分支与极限环存在的参数区间
The term to be added are the multiplicand multiplied by each of the bits of the multiplier.
各相加项等于乘数的各位乘以被乘数。
Traveling by plane is exciting, but it can also be very tiring.
搭乘飞机旅行很刺激,但也可能很累人,
A Least Square Nonlinear Estimation of Cumulative Reserves Model
累计储量模型的非线性最小二乘估计
Addition, Subtraction, Multiplication, Division, Involution and Factorial of High Effective Locations
高有效位数的加、减、乘、除、乘方和阶乘运算法
Study on Multiplier and Multiplier-accelerate Number Model in FuXin;
阜新投资乘数及乘数—加速数模型研究
The Metabolite Cumulation Mathematics Model of Ride Comfort in the Air Bus Cabin
大型客机客舱乘坐舒适性的代谢累积模型
ADAT (Automatic Data Accumulator and Transfer)
自动数据累加器与传输
decimal adjust accumulator instruction (DAA)
十进制调整累加器指令
force equals mass times acceleration.
力等于质量乘以加速度。
We embarked for Calais at midday.
我们中午乘船去加来.
weighted least square criterion
加权最小二乘方准则
Pilgrims travel to Mecca in specially chartered planes .
朝圣者们乘专机去麦加。
arithmetic verb
算术动词-指加、减、乘、除等
CopyRight © 2020-2024 优校网[www.youxiaow.com]版权所有 All Rights Reserved. ICP备案号:浙ICP备2024058711号